Silicon device performance measurements to support temperature range enhancement by Weir, Bennett et al.
33 c> /
SILICON DEVICE PERFORMANCE MEASUREMENTS
TO SUPPORT TEMPERATURE RANGE ENHANCEMENT
Cooperative Agreement NCC3-175
NASA
Lewis Research Center
Cleveland, Ohio
Semi-Annual Report
May 7, 1990 - November 7, 1990
Prepared by"
James Bromstead
Bennett Weir ..="
R. Wayne Johnson, Principal Investigator
Ray Askew, Principal Investigator
February 11, 1991
Auburn University
Center for the Commercial
Development of Space Power
231 Leach Center
Auburn, AL 36849
(NASA-CR-I_7904) SILICON DEVICF PERFORMANCE
MEASUREMENTS TO SUPPORT TEMPERATURE RANGE
ENHANCEMENT Semiannual Report, ? May - 7
Nov. 19Q0 (Auburn Univ.) 21 p CSCL 09A
N91-18352
Unclas
G3/33 03303B1
https://ntrs.nasa.gov/search.jsp?R=19910009039 2020-03-19T19:43:56+00:00Z
Performance of Semiconductor Power Devices at High Temperature
INTRODUCTION
Semiconductor power devices are typically rated for
operation below 150°C. Space based power systems typically
generate high currents at low voltages, with attendant
temperature increases. To reduce losses and weight associated
with such requirements, it would be advantageous to locate the
power conversion and conditioning electronics as close to the
primary source as possible. Location, however, is limited by the
local temperature generated by the power source. Electronics
capable of operating at higher temperatures could be placed
nearer the power source. In addition, conversion and conditioning
electronics produce significant heat which must ultimately be
removed. Enhanced temperature electronics would result in a
higher heat rejection temperature for the thermal management
system resulting in a reduction in the size of the thermal
radiators, decreasing launch weight.
Little data are available forpower semiconductors over
150°C. In most cases, the device is derated to zero operating
power at 175°C. At the high temperature end of the temperature
range, the intrinsic carrier concentration increases to equal the
doping concentration level and the silicon behaves as an
intrinsic semiconductor. The increase in intrinsic carrier
concentration results in a shift of the Fermi level toward mid-
bandgap at elevated temperatures. This produces a shift in
devices characteristics as a function of temperature. By
increasing the doping concentration higher operating temperatures
can be achieved. This technique has been used to fabricate low
power analog and digital devices in silicon with junction
operating temperatures in excess of 300°C. Additional temperature
effects include increased p-n junction leakage with increasing
temperature, resulting in increased resistivity. The temperature
dependency of physical properties results in variations in device
characteristics. These must be quantified and understood in order
to develop extended temperature range operation.
LABORATORY SETUP
A variety of equipment is needed to characterize the
relevant devices parameters. The instrumentation in the lab is
linked using an IEEE-488 (GPIB) interface and a PEP-301 (80386-16
compatible) computer, for automated testing and data acquisition.
Table 1 lists the equipment (hardware and software) available to
perform the tests and the GPIB address of each device. The
general layout of the lab is shown in Figure I. Connections to
the DUT (device under test) are made using Teflon insulated wire,
to withstand temperatures up to 200°C.
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DEVICES UNDER TEST
The devices were chosen for similar current carrying
capability (approximately 50A). (see Table 2)
DEVICE MEASUREMENTS
The software for each of testing procedures included the
same temperature control subroutine. This subroutine instructed
the test chamber to bring the ambient temperature within +/-0.2°C
of the desired test temperature. This temperature was then held
for 5 minutes to allow the entire device to achieve the ambient
chamber temperature. The individual test was then performed and
the temperature raised. The test temperatures ranged from 20°C to
200°C in 10°C increments.
Test performed using the TEKTRONICS 371 high power curve
tracer utilized pulse current measurement. The pulse rate (half
amplitude pulse width) employed by the curve tracer is 250us +/-
10%, with a rise fall time of 40us to 120us. The repetition rate
is 0.25 times the line frequency at power levels of 3kW and 0.5
times the line frequency at power levels of 300W.
RESULTS
In high voltage and current switching applications, the
saturation voltage VcEsa t can be a crucial design parameter.
Saturation voltage, and collector current play a major role in
determining the transistor losses. Figure 2 illustrates the
Collector-Emitter saturation voltage and its temperature
dependance. This test was conducted using the TEKTRONICS 371 high
power curve tracer. In accordance with the data sheets supplied,
VCE was measured at a forced Beta of i0, using IB=5A and Ic=50Hx
Under normal switch or inverter conditions, the major part
of the voltage drop across the transistor occurs in the
nonconductivity modulated region close to the N + layer. This
voltage drop is given by:
IcP epiwR
VzR" A
where wa=Wb-X o (W b- base width, x o- oxide thickness). The value
of internal base-collector voltage due to injection of the hole
concentration P(Wb) is given under high level injection by:
2
VBc-2V_in [ p (Wb) ]
n i
Assuming that the base has also entered the high injection level,
the base-emitter voltage is given as:
IcP epiW_
VcEsat"V_- V_c÷ A
and the total value of collector-emitter saturation voltage is
thus:
The temperature dependance of these equations can be shown by the
temperature dependance of the intrinsic carrier concentration,
ni, where:
ni- NT_-_ve- (EJ2kT)
the "effective" densities of conduction and valence band states
are:
2_mnkT ]3/2
Nc-2 [ h 2
Nv'2 [ 2_m;kT
h 2 ] 3/2
and the energy bandgap (EG=Ec-Ev) is:
(z T 2
EG(T) "EG(O)- T+----_
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(in silicon EG(O) = 1.170eV, alpha = 4.73x10 -4, beta = 636)
The resistivity of the epitaxial layer:
1
P epi" q_=Nep i
where the electron and hole mobilities are determined using the
equations:
l.j,-88T_°'sT+
7.4xI08T -2"33
i+ [N/(i. 26X1017Tn 2.4) ] 0.88Tn °'146
M p-54.3 Tn 0"57+ i. 36 xlOBT -2"23
i+ [N/(2.35xI017Ta 2"4) ] 0.88Tn °'146
where Tn=T/300. Without using exact values for the B-E and C-E
junction hole and electron concentrations, and picking a
estimated figure of Ne-i=lO16cm -3 for the epitaxial doping level,
Table 3 demonstrates _e increase in VcEsa t with temperature. The
results calculated are similar to the measured data.
Table 3.
Temperature intrinsic carrier epitaxial delta
concentration n i resistivity VcEsat
(deq C) (cm -3) (ohm-cm) (V)
20 4.85xi09 0.4727 0.768
80 3.68xi011 0.6961 1.127
140 8.42xi012 0.9605 1.560
200 9.07xi013 1.2689 2.062
Figure 3 illustrates Collector-Emitter leakage current as a
function of temperature. This data was generated by applying a C-
E voltage with the HP6030A power supply, shorting the base and
emitter leads and reading the collector current with the
TEKTRONICS DM5120 programmable digital multimeter.
ICE is a measure of the reverse biased Collector-Base
leakage current. The equation for the reverse bias saturation
current in a p-n junction is shown below. It can be seen that the
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intrinsic carrier concentration plays an important role in this
equation.
2 2
_.N m_pPnO] m N ni Dp n iIo-qA [ npo+ -qA [ LN NA +
_N
The approximate fractional change in the leakage current of
a reverse biased pn junction is given by:
1 ( alo 1 3 EG )IvR_coas:_t
•o
is approximately +8% per °C, or a doubling of leakage current for
every 12°C rise in junction temperature. Figure 3 shows the
increase in leakage current with temperature but with an initial
plateau. The flattening of the curve indicates saturation of a
junction in the device, most likely due to a fabrication process
in the device manufacture.
In the portion of the curve not effected by the saturation,
(IO0°C to 200°C) the leakage current was found to follow the
expected relationship. [IcE(150°C)=l.2xlO-4A ICE(200°C)=I.5xI0-3A
(l.5xlO -3 - 1.2xi0-2)/50Oc = 2.76xi0 -5 A/°C ]
The results of the Emitter-Base leakage current versus
temperature test are plotted Figure 4. This test also involves
the leakage current in a reverse bias p-n junction. The data was
generated by applying an emitter-base voltage using the PS5010
programmable power supply and measuring the leakage current using
the DM5120 programmable digital multimeter. The device again
demonstrated a saturation of leakage current in the lower
temperature range. An initial increase in the VEB=7V curve,
indicates the onset of E-B junction breakdown. And again the non-
saturated portion of the curve exhibits the leakage doubling
effect. [IcE(150°C)=I.3xlO-4A ICE(2OO°C)=2.3xlO-3A]
The DC current gain of the bipolar transistor was measured
using the TEKTRONICS 371 curve tracer at a constant VCE of 2.6V,
as per the device data sheet. Figure 3 shows a typical set of
curves for this test. These curves show the peak in Beta as the
generation and diffusion currents dominate the E-B junction, and
the Beta "fall-off" due to high level injection, Kirk effect
and or the series resistance of the base and collector.
Using simplified equations for the operation under the
normal "active region" bias, and considering the practical
situation were VBE>>Vt, we obtain the expression for dc current
gain:
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Table 4 shows the results of substituting estimated numbers
for doping levels (NAb=IO16cm-J, NDe=IO18cm-3), assuming comparable
values for emitter and base regions (We=Wb=lO-6m), then
calculating the electron and hole mobilities, and the diffusion
coefficients. The calculated values approximate the measured
results.
Leakage current testing on the MOSFET device included Gate-
Source leakage and Drain-Source leakage measurements. In both
Table 4.
Temperature mobility diffusion coeff. Beta
electron hole electron hole
(deq C) (cm2/sec) _cm2/sec)
20 246.3 467.5 6.222 11.810 52.7
80 232.8 325.8 7.084 9.914 71.5
140 218.4 241.5 7.779 8.598 90.5
200 203.7 187.6 8.305 7.649 108.6
[ I
cases, bias voltage was provided by the HP6030A power supply and
the current read by the DM5120 digital multimeter.
Analysis of the Gate-Source leakage data indicated currents
of less than lOnA (this data was lost in the noise resolution of
our equipment) at all temperatures for a gate-source voltage
range of +/-15V. This was deemed a negligible amount for any
practical circuit design.
Drain-Source leakage measurements versus temperature were
taken at gate-source voltages of OV and -5V. Figures 6 and 7 show
the results of the measurements. They exhibit the same doubling
o
of leakage current for every 12 C as the bipolar leakage
o 7 o 4
currents. [IDs(IO0 C)=IO- A, IDS(200 C)=4X10- A]
The attempt to reduce the drain-source leakage by applying a
negative gate-source voltage only reduced the current by a factor
of two over the entire temperature range. For the negative biased
gate-source data the drain-source voltage taken to a maximum of
40V to avoid exceeding the maximum rated drain-gate voltage.
The transfer characteristic curve of a MOSFET (I D vs VGS )
shows how the saturated drain current varies with applied gate-
source voltage for a constant value of drain-source voltage.
There are three distinct regions on the device's transfer curve.
In the region close to the VGS axis, a small amount of drain
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current flows, but VGS is below the MOSFET threshold voltage VT
this is known as the sub-threshold region. In the region farthest
from the axis, the transfer curve becomes linear. This
linearization is the result of the effect known as "velocity
saturation". But the middle region is the most important. In this
region, the drain current is proportional to the square of the
difference between VGS and V T. Obviously a plot of ID I/2 versus
VGS in this region should be linear.
The data for the device's transfer curve was acquired from
the TEKTRONICS 371 curve tracer at a VDS of 5V. Figure 8 shows
the data plotted as ID I/2 VS VGS and the threshold voltage
interpolated as the straight line intercept of the ID=OA (VGs)
axis. Figure 9 depicts the calculated threshold voltages as a
function of temperature. Using the equation for the square law
region,
aID _ , 1 2 x aVr
-'_-''LDL_X'_ETX vGs-V_ aT ]
and the equation for the next region (velocity saturated),
aI_ CoxZ aver v avT
a---_"--_-- [ (VGS- VT) aT S_T--_ ]
The temperature dependance can be shown by:
F'-- kTln (NJni)
q
_ 4qNA "2 ,,÷ o
It can be shown that the derivative magnitude of the MOSFET
threshold voltage with respect to temperature is negative and
reasonably constant at about -3 to -6mV/°C. (Figure 9, slope of -
4.5mV/°C). The derivative of carrier mobility and saturation
velocity are also both negative, although VSA T is less sensitive
to temperature than the mobility.
The temperature dependance of the threshold voltage can also
be shown by the intrinsic carrier concentration and the doping
concentration reference voltage.
7
_F'- kTln [ND/ni]
q
_ 4qNA_VT'2_ F+ _ F
On-resistance (aDson) and RMS drain current determine both
the voltage drop and power loss in a MOSFET. There is a limit to
the minimum resistance of the channel. As the gate-body potential
is increase, more charge collects in the channel region. This
charge acts like an electrostatic shield to reduce the field in
the rest of the body. This action very closely resembles the
effect of space charge in a vacuum tube which acts to reduce the
electron emission from the cathode. In the MOSFET, the "space
charge" acts to limit the additional charge in the channel so
that the channel resistance quickly reaches it minimum.
Figure 10, On-Resistance Versus Temperature, was also
generated with data from the TEKTRONICS 371 curve tracer, using a
pulse I D of 75A and a constant VGs-VT of 6.5V.
Analysis of the Vos, based on the bulk-charge theory results
in:
v_s-vT vw 2 i/2_ vw
VDs-Vas-VT-Vw[( 2_F + (I+-_-_F) > (i+_) ]
With VGs-V 2 and ID=75A held constant, the doping concentration
reference voltage is the major contributor to the equation. As
shown above the reference voltage has a negative temperature
dependance, resulting in the increasing RDS shown in Figure i0.
CONCLUSION
Although further testing is necessary, circuit design for
elevated temperature utilizing both devices appears possible.
Leakage currents for both devices increased but not beyond a
usable range.
Future testing will include bipolar breakdown voltage and
switching and life-testing under load for both the MOSFET and
bipolar devices. Other devices to be investigated include the
MOS-controlled thyristor (MCT) and the insulated gate bipolar
transistor (IGBT).
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Software
TEK EZ-TEST
TEK GURU II
MICROSOFT
Table I.
Description
GPIB TEST DEVELOPMENT SOFTWARE
FOR PERSONAL COMPUTERS
GPIB USER'S RESOURCE UTILITY
FOR THE IBM PERSONAL COMPUTER
QUICK BASIC
Device Name
TEK371
D2440
TKII401
HP6030A
AFG510
DM5120
DM5110A
DM5110B
PS5010A
PS5010B
DD9023
GPIB Primary address
1
2
4
5
7
8
16
17
22
23
27
Device
NPN
2N6023
N-MOSFET
RFH75N05E
MCT
MCTA60P60
Table 2.
Current
50A
75A
60A
Voltaqe
150V
50V
-600V
IGBT
TA9898 50A 500V
B]£(n
_w
_H
_J
OQ-
I11 _I/
CI'I_
ZO
H
J_
o<0.
O_ cO@_
o_m I
JOZ
I
tC
t
L
tll
m
Z
@
> I-
W
}:E
Ir z
uJ
c
W •
I u
® o
IH L
wmI
I
°
m 11.
o _. tl
0_o
I
_ I -' >"
0 b.I :-.
o I _
• 0
0
I
Z 0.'
_- _o
I
oO_ _ ___ _o_ ,_0 _mO
0 X 0
>.
m .j
U
c _n
_ uJ
I- 0
3[
,,a iQl?- _ Om
., "¢--_H UJ I
I
• I
2 mu.,_
O_
ac i_ u
L
1
Figure I. ORIGINAL PAGE IS
OF POOR QUALITY
1.0
0.9
0.8
0,7
_o 0"6
v
0,5
v_
_> 0.4
0.3
0.2
0.1
Collector.Emitter Saturation Voltage
NPN device _1 Ic=50A Ib=5A
50.0 100.0 150.0 200.0 250.0
Temperature (deg C)
Figure 2.
Collector-Emitter
I0 .... I ' ,
Current Versus Tempera%ure
Vbe = OV
' ' I ' ' ' ' I ' ' ' '
10 -aJ_
O
10 -6"0
10 -6"0 I i | | I I
0 50
I I , I | I I I
I00
Temperature (deg C)
, I
150 200
Figure 3.
rEmitter-Base Leakage Current
Iebo Versus Temperature
10-U .... , .... , .... , .... , ....
10 -4.0
q-
i0.__
O
[ 0-6.@
10 -V'O
0 5O 100 150
Temperature (deg C)
200 250
Figure 4.
150.0
DC Beta Versus Collector Current
, , , , * ,,| ' ' ' ' ' ' ''I
100.0
50.0
i i J , • = •i E = i I ! , , = i -"
10o.o 10 L°
Ic (_nps)
= _ i i ! i = ,
10 a°
Figure 5.
Drain-Source Leakage Current Versus Temperature
Vgs = OV (N-C_el Device #4)
10--S'O ..... i ' ' ' ' I .... !
10--_o
i0 -_
10 "e.°
10-7.o'x;I
10 -a'°
10 -g .0
I 1 I ! |
I00.0 150.0
Temperature (deg C)
I
200.0
Figure 6.
Drain-Source Leakage Current Versus Temperature
Vgs = -SV (N-Channel device #4)
10-ao
100.0 150.0
Temperature (deg C)
200.0
Figure 7.
4.0
Threshold Voltage Versus Temperature
N channel device #1 Vds-5V
' ' ' ' I ' ' '_ ' I ' ' ' ' I a , , , I ' ' ' '
:3.0
0
2.0
1.0
0.0
0.0
, , , , I , , , _ I , • _, , ! • , , ' I , , , ,
50.0 100.0 150.0 200.0 Z50.0
Temperature (deg C)
Figure 8.
Square Root of Id Versus Vgs
Threshold Voltage Interpolation (I_ channel device _1, Vds--SV)3.0 ......... i ......... , ....... i ......... , .......
4--
v
I*=-4
v
G¢
2.0
1.0
i_ ID D
_D
0 ,0, 0 "
0.0
0.0 1.0 2.0 3.0 4.0
v_ (v)
5.0
Figure 9.
0.020
On-Resistance Versus Temperature
N channel device #2 Vgs-Vt=constant Id=VSA
' ' ' ' I ' ' w , ! . , , , I ' ' ' ' I ' ' ' '
0.015
o 0.010
0.005
0 000 .... i .... I .... I .... t ....
0.0 50.0 I00.0 150.0 200.0 250.0
Temperature (deg C)
Figure i0.
